

# PCIe DMA mechanism

ISA - PCI - PCIe development history



Igor Lisysyan


Lowell Digisonde International, LLC

IGF 2014

XIV INTERNATIONAL GIRO FORUM • 20-23 MAY

# Receiver data bus


$$4 \times 4 = 16 \text{ bits}$$




44 to 96 pins

Bandwidth - 30 kHz  
Digital form - 60 kHz  
I & Q - 120 kHz  
Nibbles - 480 kHz  
4 channels - 1920 kHz


# Current system



# Obsolete system components




# Why PCI?




# PCI DMA


2.2 mS for 256 heights




38 uS for 256 heights




# PC Memory Specific




# PCI vs PCI Express




# PCI vs PCIe




# DPS-4D Upgrade




# FPGA solution



# Xilinx solution




# PCIe (serial)



Serial interface

1. TLP (header-data-CRC<sub>(optionally)</sub>)
2. Link management (CRC, errors)  
(re-send, TLP number)
3. Start-stop (1B\_\_\_\_\_1B)

# PCIe packet



Transactions:

1. Memory
2. I/O
3. Configuration
4. Message (NEW!)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
DW 0	R	Fmt	Type	R	TC	R	TDEP	Attr	R	Length	0x001																																
	0	0x2	0x00	0	0	0	0	0	0																																		
DW 1	Requester ID												Tag (unused)				Last BE			1st BE																							
	0x0000												0x00				0x0			0xf																							
DW 2	Address [31:2]																										R	0															
DW 3	0x3f6bfcc10																																										
	Data DW 0																																										
	0x12345678																																										

# PCIe DMA

Step	Operation	Register Operation	Value
1	Assert Initiator Reset	PIO Write DCR1	0x00000001
2	De-assert Initiator Reset	PIO Write DCR1	0x00000000
3	Write DMA H/W Address	PIO Write WDMATLPA	H/W Address
4	Write DMA TLP Size	PIO Write WDMATLPS	Write TLP Size
5	Write DMA TLP Count	PIO Write WDMATLPC	Write TLP Count
6	TLP Payload Pattern	PIO Write WDMATLPP	Data Pattern
7	Write DMA Start	PIO Write DCR2	0x00000001
8	Wait for Interrupt TLP		
9	Write DMA Performance	PIO Read WDMAPERF	

## Write DMA Sequence of Events